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Abstract
The analytical modeling of nanoscale Double-Gate MOSFETs (DG) requires generally several necessary
simplifying assumptions to lead to compact expressions of current-voltage characteristics for nanoscale CMOS
circuits design. Further, progress in the development, design and optimization of nanoscale devices necessarily
require new theory and modeling tools in order to improve the accuracy and the computational time of circuits’
simulators. In this paper, we propose a new particle swarm strategy to study the nanoscale CMOS circuits.
The latter is based on the 2-D numerical Non-Equilibrium Green’s Function (NEGF) simulation and a new
extended long channel DG MOSFET compact model. Good agreement between our results and numerical
simulations has been found. The developed model can also be incorporated into the nano-CMOS circuits’
simulators to study CMOS-based devices without impact on the computational time and data storage.
Key Words: Particle Swarm, DG MOSFET, Optimization, nanoscale, compact model

1.

Introduction

The importance of multi-gate MOS transistors, particularly Double Gate MOSFETs (DG), is rising in nanoscale
CMOS circuits design. This is mainly due to the superior control of short channel eﬀects (SCEs) because of the
reduced inﬂuence of the drain voltage on the channel charge. The advantages advocated for DG MOSFET, shown
in Figure 1 include: ideal subthreshold slope; light doping of the channel reducing the mobility degradation
due to the elimination of impurity scattering; good control of short channel eﬀects; ideal subthreshold swing
due to the elimination of substrate doping; etc [1–4]. Previous works which studied the DG MOSFETs include
the fabrication procedures, numerical and analytical modeling [1–6]. To extract information accurately about
the current-voltage (I-V) characteristics require the solution of Schrödinger and Poisson equations based on
the non-equilibrium Green’s function (NEGF) formalism, assuming quantum eﬀects are to be fully accounted
[7]. But from the nanoscale CMOS circuits design point of view even 2-D solution of numerical NEGF is an
1131

Turk J Elec Eng & Comp Sci, Vol.18, No.6, 2010

overkill approach in term of both complexity and computational cost [7]. For analytical devices modeling, in
general, it is diﬃcult or almost impossible to obtain closed analytical models form for nanoscale DG MOSFETs,
where this approach requires several approximations during the model development [3, 6, 8]. Thus, models
are obtained by a simpliﬁcation of the full physical model (quantum eﬀects, short-channel-eﬀects, etc.). One
preferable approach is the evolutionary-based model, which could provide practical solutions for a nanoscale
CMOS circuits design. We can call this the “intelligent simulator” approach.
In this work, we present the applicability of particle swarm optimization (PSO) approach to develop a
compact drain current model for the nanoscale DG MOSFETs design. The database used for the optimization
of our compact model is built on the basis of a numerical model of a I-V characteristics of the nanoscale DG
MOSFET developed using the 2-D numerical non-equilibrium Green’s function (NEGF) [4, 7]. The proposed
approach can be used as an interface between device modeling step and circuits simulators like SPICE, Cadence,
etc., in order to obtain a simple and accurate PSO-based nanoscale CMOS circuits’ simulators.
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Figure 1. Schematic sketch of symmetrical DG MOSFET structure investigated in this study with channel doping
NA =10 16 cm −3 , silicon thickness tsi =3 nm and oxide thickness tox = 1.5 nm.

2.

Particle swarm computation

The particle swarm optimization is an evolutionary computation technique inspired by social behavior of a
ﬂock of birds and insect swarms. Originally proposed by Kennedy and Eberhart [9, 10], it has recently been
introduced to study the complex and nonlinear systems and has found useful applications in engineering ﬁelds
[9, 10, 11]. The basic principle of PSO algorithm is formed on the assumption that potential solutions will be
ﬂown through hyperspace with acceleration towards more optimum solutions. Each particle adjusts its ﬂying
according to the ﬂying experiences of both itself and its companions. In the original concept of the PSO,
particles ﬂy through the search space inﬂuenced by two factors: one is the individual’s best position ever found
(pbest ); the other is the group’s best position (gbest ). The most signiﬁcant of PSO algorithm is its relatively
simple coding and hence low computational cost. Due to its simple mechanism and high performance for global
optimization, PSO can be applied to study the nanoscale DG MOSFETs.
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The objective in the design of optimal I-V characteristics is to ﬁnd the conﬁguration of model parameters for the analytical compact device model that satisﬁes the features of the numerical or measured I-V
characteristics. The relationship between modeling input parameters and computed results can be given by
 where Vgs , Vds are input bias voltage represent the gate-source voltage and the drainIds = h(Vgs , Vvs , C),
 is the vector of construction parameters for compact model, which
source voltage, respectively, and vector C
will be optimized to ﬁt the numerical results (derived via NEGF) using the PSO-based approach.
We used the NEGF formalism to form a database to optimize our PSO-based compact analytical model
for nanoscale DG MOSFETs, and this oﬀers several advantages over conventional computing methods (e.g.,
numerical and long channel analytical models).
The ﬁrst step of our approach consists of a compact model for long channel DG MOSFETs proposed in
[12]:
Ids =

μ

eff

  q2 − q2
s

L

d

2n1


+ (qs − qd ) ,

(1a)

where qs and qd are the normalized charge at the source and the drain respectively; n1 = 1 + sub1 ·



Csi
Csi +Cox



represents the ideality factor; Csi and Cox represent the silicon and oxide capacitance, respectively; and μeff
represents the eﬀective mobility given in [13] as

μeff =
with


μT = mob1 +

1
 mob

6

μT

(1b)
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tanh
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T

The analytical expression of the normalized charge within the channel is given in [12] as
qI = sub2 · n1 · ln 1 + exp sub3 · Vgs −

Vto
n1

− Vch

.

(1c)

The parameter V t0 represents the threshold voltage given in [10] and is
Vto = th1 Vfb + th2
where Ceq =

Csi .Cox
Csi +Cox

Ceq
Cox

Ceq
Cox

Vfb + th3

2φB + th4 1 +

Ceq
Csi

qNA tsi
Cox

,

(1d)

, and φB , Vfb are the barrier and the ﬂat band voltage respectively. By replacing Vch by

the S/D voltage, qs and qd can be evaluated. Using expressions (1a) to (1d) and an adjustment carried out on
(1+Vds ) term , a new extended drain current compact model for DG MOSFET can be deﬁned as
Ids =

μ

eff

L

  q2 − q2
s

2n1

d


+ (qs − qd) (1 + mob9 · Vds ) .

(2)

The coeﬃcients subi (i = 1 : 3), thi (i = 1 : 4) and mobi (i = 1 : 9) represent the adjustment parameters; these
will be optimized in order to develop our short channel compact model to study the scaling capability of the DG
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MOSFETs. Model parameters are divided into three groups: threshold group (thi (i = 1 : 4)), subthreshold
group (subi (i = 1 : 3)) and the mobility group (mobi (i = 1 : 9)). Unfortunately, these three groups of
parameters can’t be extracted independently to determine the I-V characteristics. Instead, the parameters
extraction has to be performed, in principle, with all parameters simultaneously for all bias conditions.
In our study, the j th particle is characterized by three attributes: (1) the particle position vector
xj = (subP SO i (i = 1 : 3) , thP SO i (i = 1 : 4) , mobP SO i (i = 1 : 9)) , which contains the design variables of the
optimization problem; (??) the particle position change (velocity) vector vj ; and (3) the personal (local) best
position achieved by the particle so far pbestj . The modiﬁed velocity and position of each particle can be
calculated using the current velocity and the distance from the pbestj ,g to gbestg as shown in the following
formulas [9, 10]:
(t+1)

vj,g

(t)

(t)

(t)

= w · vj,g + c1 · r1 · (pbestj,g − xj,g ) + c2 · r2 · (gbestj,g − xj,g )

(t+1)

xj,g

(t)

(t+1)

= xj,g + vj,g

(3a)

, withj = 1, 2, . . ., nandg = 1, 2, . . ., m

(3b)

where n represents the number of particles in the swarm; t is the number of generations; w is the inertia
weight factor; c1 and c2 represent the cognitive and social acceleration factors, respectively; m is the number
of compounds for the vectors vj and xj (in our case, m=16); r1 , r2 are random numbers uniformly distributed
(t)

over the range (0, 1); xj,g represents the gth component of the position of particle j at generation t; pbestj
(t)

represents the local best of particle j ; gbestj is the global best of the group; and vj,g represents the gth
component of the velocity of particle j at generation t. In the present study, a mean squared error of the drain
current for the jth particle is taken as the ﬁtness function
f=

1
M


VGS VDS

IDS,NU M − IDS,P SO
IDS,NU M

2
,

(4)

where f is the ﬁtness value; IDS,P SO is the predicted drain current based on PSO computation; IDS,NU M
represents the target function (numerical results based on 2-D numerical non-equilibrium Green’s function
,NEGF, simulation); and M represents the number of samples (database size). It is aimed to minimize
this ﬁtness function in order to improve the accuracy of the compact drain current model for nanoscale DG
MOSFETs. The ﬂowchart of our approach used in this study is detailed in Figure 2.

3.

Results and discussions

For the purpose of optimization of (4), routines and programs for PSO computation were developed using
MATLAB 6.5 and all simulations are carried out on a computer with a 2.8 GHz Pentium IV and 500 MB RAM.
The optimization process was based on a population of 20 particles, and a maximum number of generations
equal to 8000; in each iteration, the Position of each particle is updated using its velocity vector (parameters
updated) and the optimization error was recorded. The three steps of velocity update, position update, and
ﬁtness calculations are repeated until a desired conﬁguration of the particles and their movement towards gbest
(best particle). The parameters of PSO were varied and the error was recorded. So, they allowed us to obtain
an optimal conﬁguration of the particles positions and their movement towards gbest .
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Table 1 shows the PSO parameters used in this study. For this optimized PSO conﬁguration, the obtained
ﬁtness function is equal to 0.001 and almost all cases have been correctly studied.

Introduction of DG MOSFET long
channel characteristics (doping, length,..)

Extended DG MOSFET long channel
model

Definition of groups and particles
Numerical Database
(NEGF simulations)
Initialize particles with random position
and zero velocity

Evaluate fitness value using Eq (4)

Compare & update fitness value with pbest and gbest

Yes
Meet stopping
criterion?
No

Optimized parameters

Nanoscale DG MOFET
compact model

Update velocity and position using Eq (3)

Optimization off-line of the PSO configuration
(Extraction of optimized parameters)

Implementation into CMOS
circuits simulators (Pspice,
Cadence ,ect )
Nanoscale circuits simulator

Figure 2. Flowchart of our PSO-based computation approach.
Table 1. Parameters of the PSO optimization process.

PSO parameters
Swarm size: 20
Maximum number of generations: 8000
c1 , c2 = 1, 1
w, r1 and r2 = random values
Obtained ﬁtness value: 1.6.10−3
Computational time: 3500s
Table 2 summarizes the obtained ﬁtness values for diﬀerent channel lengths. In order to validate the
predictive property of the optimized PSO conﬁguration, a numerical (NEGF) set was compared to the PSO
1135
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optimized drain current model. Figure 3 shows good agreement between numerical and predicted results for the
short channel length DG MOSFETs. Our simulations were carried out for a wide range of nanoscale channel
lengths, from L=10 nm to L=50 nm, where we found that the rout mean square (RMS) errors are within 5%.
This last observation shows the applicability of PSO technique to study the nanoscale DG MOSFETs.
Table 2. Obtained ﬁtness values for diﬀerent channel lengths.

Channel length (nm)
Fitness value
Norm Erro (%)

3000

Ids [ A/ m]

2500

PSO-based compact model
2D Numerical simulations (NEGF)[3]
Analytical compact Model[8]

Predicted
results

Vgs= 0.8 V

0.7 V

0.7 V

50
2.3 × 10−3
4.23

0.5 V

1000

Vds= 0.1V

100

0.1 V
0.6 V

500
0
0.0

40
2.2 × 10−3
4.06

PSO-based compact model
2D Numerical simulations (NEGF)[3]
Analytical compact Model [8]

0.85 V
0.8 V

1500

30
1.6 × 10−3
3.23

0.9 V

2000

1000

20
1.7 × 10−3
3.24

Ids [ A/ m]

3500

10
4.4 × 10−3
5.24

10
Vgs = 0.5 V
0.1

0.2

0.3

0.4

0.5

0.6

0.5

Vds= 0.5 V
0.6

Vds [V]
(a)

0.7

0.8

0.9

Vgs [V]
(b)

Figure 3. Current-voltage characteristics (I-V) calculated from the PSO-based compact model (solid lines), compared
with numerical results (symbols) and analytical model (dashed lines) for L = 30 nm: (a) Ids vs. Vds ; (b) Ids vs. Vgs .

In order to validate the predictive property of the optimized PSO conﬁguration, numerical and analytical
sets were compared to the PSO-based drain current model. Table 4 gives a comparison of the central processing
unit (CPU) time requirements for simulating nano-DG MOSFET with various approaches where the PSO model
computation time should be compared to the orders of magnitude increase in computation time for more rigorous
drain current models, such as those based on the analytical and numerical computations. The obtained results
can be explained by the fact that the evolutionary techniques are characterized as computational models based
on parallel distributed processing of data. Hence, the evolutionary computation provides a practical insight
into the transport coeﬃcients modeling in materials without the uncertain accuracy or meticulous tuning eﬀort
that face more rigorous mobility models. The evolutionary-based modeling is a step towards a new generation
of simulation tools that will allow device and material engineers to explore new classes of electronic devices.

3.1.

Implementation of the PSO-based compact model

In order to validate our PSO-based model, we propose the simulation of the nanoscale CMOS inverter, which is
considered the most basic element of digital VLSI circuits [16]. As the CMOS technology enters the nanoscale
1136
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regime, quantum eﬀects and SCE become more and more important and consequently a quantum-mechanical
simulation of a DG MOSFET is necessary.
Table 3. Comparison between the various approaches of modeling of the DG MOSFETs for 13 drain-source biasing
voltages and 5 gate-source biasing voltages.

Approach

CPU time (s)

-Real-space NEGF [3]
-Manual parameters
adjustment
- analytical compact model [8]
- Our PSO-based compact model

Hours
Hours/days
Several minutes
3500

Eﬀectiveness of
the approach
Accurate/ slow
Less accurate/ very slow
Less accurate/ fast
Accurate/ fast

In this study, using the developed PSO-based model, we have simulated an inverter gate. The purpose
of this simulation is to study the evolution of nano-CMOS inverter transfer curves (Vout − Vin ). Each inverter
consists of two DG MOSFETs. The I-V characteristics of each DG MOSFET were predicted using the ABM
PSO-based model (Analog Behavioral Modeling) as it is shown in Figure 4.

Subthreshold parm
Threshold parm
Mobility parm

Vg
Vd
Vs

Parm

Vd

(w*V(%IN)/Rc)

Vg

Id [ A/ m]

Vs
Id

Rc

tsi
tox
tsi

tox

value to current density

L
0

L

PSO-based DGMOSFET model

Figure 4. Detailed diagram of the ABM-based Pspice macromodel for PSO-based DG MOSFET model.

The Pspice input/output signals of our PSO-based inverter gate are shown in Figure 5a. Figure 5b shows
the transfer curves for the designed CMOS inverters for diﬀerent channel lengths. It is clear that, as the gate
length decreases, the SCEs become more and more serious. Consequently they degrade the performance (voltage
gain) of the nano-CMOS inverters. In practice, a high inverter voltage gain can provide a high transition speed
of nano-CMOS inverter and better performance of digital operations.
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1.0V

0.5V

0V
0s

20ns
V(Vin)

40ns
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80ns

100ns

Time

V(Vout)

Figure 5a. The Pspice input and output signals of our PSO-based nanoscale inverter gate (L=30nm).
1.0V
L=10nm
L=30nm
0.5V

0V
0V
V(Vin)

0.2V
V(Vout)

0.4V

0.6V

0.8V

1.0V

Vg

Figure 5b. The transfer curves predicted with PSO-based model as function of channel lengths.

4.

Conclusion

In this paper, we showed the applicability of the PSO approach to the nanoscale CMOS circuits simulation
problem. The use of 2-D NEGF numerical simulations and our extended long channel DG MOSFET compact
model enabled us to build the required database and adjustment parameters in order to evaluate and optimize our
short channel DG MOSFET compact model. The model optimization process was completed in a relatively short
time, with no need for user intervention during the search. The encouraging comparisons between numerical
results and our compact model simulations have indicated that the developed PSO-based approach is particularly
suitable to be incorporated in electronic devices simulators to study the nanoscale CMOS circuits.

Nomenclature
NA
L
T
tsi
tox
qs
qd
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channel doping
channel length
temperature
silicon thickness
oxide thickness
normalized charge at the source
normalized charge at the drain

n1
Csi
Cox
μeff
μT
vsat
φB

ideality factor
silicon capacitance
oxide capacitance
eﬀective mobility
low ﬁeld mobility
saturation velocity
barrier voltage
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Vfb
Vch
Ids
V t0
n
t
w
c1
c2

ﬂat band voltage
channel voltage
drain current
threshold voltage
number of particles in the swarm
number of generations
inertia weight factor
cognitive acceleration factor
social acceleration factor

m
r1
r2
vj
xj
pbestj
gbestj
f

number of compounds
random number
random numbers
velocity of particle
position of particle
local best of particle j
global best of the group
ﬁtness value
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